A Dynamically Reconfigurable Weakly Programmable Processor Array
نویسندگان
چکیده
As modern areas of application for coarse-grained reconfigurable systems digital signal processing, multimedia in embedded devices, and wireless communication can be mentioned among others. These fields include different algorithms with varying complexity and speed requirements. In this paper a new highly parameterizable coarse-grained reconfigurable architecture called weakly programmable processor array is discussed. It consists of several weakly programmable processing elements with a VLIW (Very Large Instruction Word) architecture which are connected with the help of dynamically reconfigurable interconnect modules.
منابع مشابه
Design and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)
In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...
متن کاملAccelerating DTP with Reconfigurable Computing Engines
This paper describes how a reconfigurable computing engine can be used to accelerate DTP functions. We show how PostScript rendering can be accelerated using a commercially available FPGA co-processor card. Our method relies on dynamically swapping in pre-computed circuits to accelerate the compute intensive portions of PostScript rendering .
متن کاملA Scalable Processor with Embedded Software for Large-Scale Scientific Applications
We present a scalable, dynamically reconfigurable processor design that encompasses both reconfigurable circuitry and software-capable programmability for supercomputing applications on FPGAs. Advanced FPGA chips contain both reconfigurable logic blocks and embedded processor cores, providing the developer with an environment for embedded system design1. Since the reconfigurable fabric and the ...
متن کاملGP-DISP: A General Purpose Dynamic Instruction Set Processor
This research presents a reconfigurable processor design that seeks to obtain optimal performance for common computationally intensive tasks and yet retains general-purpose functionality. This evolutionary approach utilizing both hardware and software focuses on a system called GP-DISP that provides an adaptive hardware approach to reap the gains previously found in special-purpose processors, ...
متن کاملA Framework for the Design of the Heterogeneous Hierarchical Routing Architecture of a Dynamically Reconfigurable Application Specific Media Processor
We have recently proposed a tool set that will aid the design of a dynamically reconfigurable processor through the use of a set of analysis and design tools. As part of the tool set, in this paper we propose a heterogeneous hierarchical routing architecture. Compared to hierarchical and symmetrical FPGA approaches building blocks are of variable size. This results in heterogeneity between grou...
متن کامل